

|   |   |   |   |   |
|---|---|---|---|---|
| 5 | 4 | 3 | 2 | 1 |
|   |   |   |   |   |
|   |   |   |   |   |
|   |   |   |   |   |


# AC7Z010/AC7Z020 Schematics




## ZYNQ硬件平台





| Page Number | Description            |
|-------------|------------------------|
| Page01      | Cover Page             |
| Page02      | Block Diagram          |
| Page03      | Zynq-7000 JTAG & Bank0 |
| Page04      | Zynq-7000 MIO Config   |
| Page05      | Zynq-7000 Bank13-34-35 |
| Page06      | Zynq-7000 Bank502      |
| Page07      | Zynq-7000 Power        |
| Page08      | DDR3                   |
| Page09      | GPHY                   |
| Page10      | USB OTG                |
| Page11      | UART, SD               |
| Page12      | EXTEND IO              |
| Page13      | POWER                  |

|                            |                               |
|----------------------------|-------------------------------|
| <b>ALINX</b>               |                               |
| Title Zynq-7000 Cover Page |                               |
| Size                       | Document Number               |
|                            | AC7Z010/AC7Z020 核心板Schematics |

Date: Wednesday, August 21, 2019 Sheet 1 of 13 Rev 1.0









**ALINX**


Title: Zynq-7000 PS MIO




Size Document Number  
AC7Z010/AC7Z020 核心板Schematics


Rev 1.0

Date: Wednesday, August 21, 2019 Sheet 4 of 10












为了PCB走线方便，DDR3数据线组内（dq除外）可以任意交换。  
XILINX 的UG933文档的PAGE66有以下说明：




Chapter 5: Processing System (PS) Power and Signaling

Table 5-12 shows the recommended routing topologies. Byte and bit swapping is allowed to facilitate PCB routing, except for LPDDR2, which specifically forbids swapping. When swapping bits, keep all bits within the same byte group.

Table 5-12: DDR Routing Topology



vCCIO34, vCCIO35的电源由底板提供, 不能超过3.3v, 上电顺序要求5v先供电, 然后再供vCCIO34和vCCIO35






BANK13的IO管脚只有AC7Z020的板子才有, AC7Z010的核心板无法使用这些IO

**ALINX**  
Title: Zynq-7000 LED & KEY & IO

Size Document Number  
AC7Z010/AC7Z020 核心板Schematics


Rev  
1.0

Date: Thursday, September 26, 2019 Sheet 9 of 10



#### Power On Sequence:

1.0V → 1.8V → 1.5 V → 3.3V → VCCIO



**ALINX**

|                               |                            |
|-------------------------------|----------------------------|
| Title                         |                            |
| Power                         |                            |
| Size                          | Document Number            |
| AC7Z010/AC7Z020 核心板Schematics |                            |
| Rev                           | 1.0                        |
| Date:                         | Wednesday, August 21, 2019 |
| Sheet                         | 10 of 10                   |